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ABSTXACT 
A fast response Full Bridge Power Factor 
Corrector (FBPFC) is presented in this paper. 
The converter is combined by two interleaved 
boost cells and a conventional full bridge 
converter. As the interleaving technique is 
applied, the input ripple current of FBPFC are 
reduced. Experimental result shows that the 
maximum power factor is 0.98 even without 
input filter. 
I. INTRODUCTION 
As the IEClOOO-3-2 becomes compulsory 
requirement for the electronic equipment in 
Europe, a front end Power Factor Pre-regulator 
(PFP) is usually installed to an ac/dc converter in 
order to reduce input harmonic currents and 
increase power factor. Boost PFP is always 
designed to have poor dynamic response because 
of the inherent low frequency ripple voltage at its 
output capacitor, therefore, a dc/dc converter must 
be there to give fast output regulation. To 
improve size, cost and efficiency of the power 
converter, many researches have investigated the 
possibility of simplifying the two-cascade-stage 
system by combining the power switches in the 
boost converter and the dc/dc converter [ 1-41. For 
the dc/dc converter, duty cycle and switching 
frequency of its power switches should be 
constant when its output is well regulated. 
However, duty cycle or switching frequency of 
boost PFP operated in Continuous Inductor 
Current Mode (CICM) vary with its sinusoidal 
input voltage. Thus it is impossible to combine 
the power switches of the two converters. The 
solution for this discrepancy is to operate the 
boost PFP in Discontinuous Inductor Current 
Mode (DICM) because input current of a DICM 
boost converter can naturally follow the 
sinusoidal input voltage with constant switching 
frequency and duty cycle. Unfortunately, the 
combined converter has the following drawbacks: 
1) DICM boost PFP draws pulsating input current 
and the peak input current is much higher than 
that of a CICM boost PFP. As the combined 
converter have the same property, its high input 
ripple current makes the design of input filter 
difficult [5,9]. 2) The combined converter has an 
energy storage capacitor. Voltage across the 
capacitor is very high at light load, this increases 
voltage stress on the energy storage capacitor and 
power switches [2]. 
Interleaving technique [6-91 is an effective 
method to reduce the input ripple current of 
DICM boost PFP. Using this technique, part of 
the ripple current can be canceled out and the 
peak current is also reduced as the input current is 
shared by a number of boost cells. The 
improvement is very obvious when just two boost 
cells are used [9]. If more than one boost cells are 
used, then it is worth to consider combining this 
interleaved PFP with multiple switches dc/dc 
converter (e.g. full bridge converter). 
For the second drawback, R. Red1 [2] suggested 
to operate the dc/dc converter in DICM because 
the energy storage capacitor voltage becomes 
independent from the load when both the boost 
PFP and the dc/dc converter operate in DICM. 
In this paper, the interleaving technique will be 
briefly introduced. The interleaved boost PFP are 
compared with the single cell boost PFP. Then a 
fast output response Full Bridge Power Factor 
Corrector (FBPFC) which is combined by two 
interleaved boost cells and a conventional Full 
Bridge Converter (FBC) will be presented. As 
interleaving technique is applied in the FBPFC, 
its input ripple current is lower than a common 
DICM PFP. Moreover, the output response of the 
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FBPFC is as fast as a common ac/dc converter 
since its output section is a conventional FBC. Its 
operating principle and some design 
considerations are explained in detail. The output 
section of the FBPFC is designed to operate in 
DICM when the energy storage capacitor voltage 
exceed a predefined limit. Finally, a 200W 
FBPFC is built and tested to verify the design. 
11. INTERLEAVING TECHNIQUE 
An interleaved boost PFT is shown in fig. 1.  
The PFP is constructed by two boost cells, all 
boost cells are kept running in DICM. 
I .  in 
Boost cell . . . . . . . 
Fig. 1. Interleaved power factor pre-regulator. 
The driving signal of one cell is shifted in time 
by an appropriate amount to other cells as shown 
in fig. 2. 
I L1 
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Fig. 2. Interleaving technique. 
As the input current of the whole PFP is the 
sum of the inductor current of two boost cells, the 
resultant ripple current is reduced. It is intuitively 
known that the most effective way to minimize 
the ripple current is setting Tdelay equal to half 
switching period so that the current pulses can be 
evenly distributed within a switching period. 
III. COMPARISON OF INTERLEAVED 
DESIGN WITH §INGLE CELL DESIGN 
In this section, a 2-cells interleaved boost PFP 
and a single boost PFP are compared. The 
comparison includes input inductor (inductance, 
copper loss and size), input peak current, and the 
current rating of their components. To have a fair 
comparison, the PFPs are assumed to have same 
rated input power. The input power of a DICM 
boost cell [ 5 ]  is 
1 ViPk 
where a = ;i? = v,, D is the duty cycle and T, is 
the switching period. 
A. Rated input power of a DICM boost cell 
The input power is directly proportional to the 
square of duty cycle. Before considering the rated 
power of a boost cell, the maximum allowable 
duty cycle should be ffirst determined. To keep a 
boost cell operated in discontinuous mode, the off 
time of power switch should be long enough for 
the inductor current fall to zero before the starting 
of another cycle. Therefore, the criterion for 
discontinuous mode is 
Ton i- Td 5 T,  (2) 
where Ton = DT, and Td is the conduction time 
of the output rectifier. As the maximum value of 
Td is 
"ipk 1 Td(max) = -Ton = =Ton 
that means the criterion becomes 
D ( I + & ) I I  or ~ ~ 1 - a  
cell will be 
Therefore, the rated power of 
(3) 
(4) 
the DICM boost 
(5) 
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B. Inductance of input inductor 
For an interleaved PFP, power is shared by the 
cells and the rated power handled by an individual 
cell will be PJ2.  If the requirement of input 
voltage, output voltage, switching frequency and 
rated power are identical, then the inductance of 
the input inductor in the interleaved PFP should 
be 
Li = 2 x L ,  (6 )  
where Ls is the inductance of the input inductor in 
a single cell PFP with rated power P ,  because the 
power is inversely proportional to the inductance 
according to (5) .  
C. Peak current 
The peak current drawn by a single cell PFP is 
(7) 
For an interleaved PFP, the peak current drawn 
by each cell will be 
Vipk Ton Ipk,s 
I pk , i  = 2L, = - 2 
As the peak current is proportional to the 
average current in the inductor, power switch and 
output rectifier, the current rating of these 
components in the interleaved PFP is half of that 
in a single cell PFP. 
D. Copper loss and size of input inductor 
In designing the size of magnetic components, 
copper loss is an important factor to be concerned 
as it is the main cause of thermal problem. For a 
single cell PFP, the copper loss of the inductor is 
calculated by 
where I,, is the average current flow in the 
inductor, R ,  is the equivalent resistance of the 
inductor wire which is equal to A, ( p  = resistivity 
of copper, A,=  effective cross section area of the 
copper wire, n = number of turns of inductor 
winding, 1 = length of copper wire per turn). Note 
that 1 is approximately equal to a constant if the n 
and A, is small. 
If the inductor is redesigned with the same core 
for the interleaved PFP, the average current flow 
Pnl 
will be equal to Iav/2, the number of turns will be 
f i  .n  (as inductance is proportional to n2) 
according to the previous sections. 
Assume each inductor of an interleaved PFP 
can tolerate the same copper loss without causing 
thermal problem, the required cross section area 
A , j  of the copper wire can be found by 
(10) 
For the inductor of single cell PFP, the volume 
of copper is nZA,. Comparing to the inductor of 
the interleaved PFP, the volume of copper is 
finl&Ac = TnlA, 
1 i.e. A , i  = -Ac 
2 0  
(1 1) 
Therefore, the copper volume of the input 
inductor in the interleaved PFP is half of that in a 
single cell PFP. Since the size of an inductor is 
related to the volume of copper wire, the 
individual inductor in the interleaved PFP is 
smaller than that in a single cell PFP. However, 
total copper loss is doubled comparing to a single 
cell PFP and this may cause loss of efficiency. 
1 
IV. FULL BRIDGE PFC CONVERTER WITH 
CONVENTIONAL OUTPUT SECTION 
A. Operating principle 
A FBPFC is shown in fig. 3 .  It consists of a 
conventional FBC and two interleaved boost cells 
with the power switches of the boost cells and 
FBC (Q1 and Q2) combined. 
Control strategy of the power switches is same 
as that of a conventional FBC but the actual path 
of power flow is slightly different. When Q1 and 
Q3 are turned on, energy stored in the capacitor C1 
is transferred to output through an isolation 
transformer. At the same time, current through L1 
will rise as Q1 provides a current path. When all 
switches are turned off, energy stored in the 
output inductor Lo sustain the output current and 
energy stored in L1 is transferred to C1 through the 
body diode of Q4. Similarly, current through Lz 
will rise and energy in C1 is transferred to output 
when QZ and Q4 are turned on. Since Q1 and Qz 
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Fig. 3. The Full Bridge PFC Converter. 
are turned on alternately, the inductor current ZLI 
and ZL2 are out of phase and some of the ripple 
current in Iin is canceled out. 
V. DESIGN CONSIDERATION 
To design the FBPFC, one of the considerations 
is the energy storage capacitor voltage Vel. High 
VCl is usually undesirable because this require a 
high breakdown voltage power switch. The 
magnitude of V,-, depends on both the input line 
voltage and output power, and a lower Vcl is 
generally obtained at low line and high load. 
For the full bridge converter, the steady state 
voltage ratio is 
% = 2DT, 
where T, is the transformer truns ratio. Noted that 
the effective switching frequency of a FBC is 2 
times the switching frequency of the power 
switches, therefore, the value of duty cycle is 
multiplied by 2. 
For the input power of the FBPFC is the sum of 
power drawn by the two boost cells, combining 
(1) and (12) will give 
"iPk Note that a = K. Using (13), the value of V,, 
can be found by numerical iteration method. 
The controller of FBPFC (Fig. 3) is very 
simple, a common voltage feedback or current 
mode dual output controller (e.g. UC3846) can be 
adopted. However, current mode PWM controller 
is a better choice because it can avoid flux 
saturation due to volt-seconds unbalance in the 
transformer. As the current through the power 
switches QI and Qz is the sum of primary current 
Zp and input inductor current, it is not suitable to 
be used as control signal like other current mode 
controlled converters. Therefore, Zp should be 
used as the current control signal instead. The 
primary current is fed to the controller through a 
current transformer (as shown in fig. 3) and a full 
wave rectifier. 
VI. DESIGN EXAMPLE 
A FBPFC is designed with the following 
Input power: Pi, = 200W, 
Input line range: V,, = 80-140V, 
dc output voltage: V, = 48V, 
Switching frequency: F ,  = 
Range of Vel: < 400V, 
Output hold up time: thold-up > lOms 
specification: 
1 = 20kHz, 
To provide sufficient hold up time, the 
maximum duty cycle and the minimum value of 
VC, should be considered. Duty cycle should be 
less than 0.5 for a FBC. (In fact, it should be 
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around 0.46 because the driving signal should 
have some dead time.) Considering the critical 
condition -- full load and low line (80V), the 
steady state duty cycle is maximum and VCl is 
minimum under this condition. The value of a is 
also maximum under this condition. If VCl is set 
equal to 200V under this condition, then 
To meet the criterion mentioned in section 111-A, 
the maximum steady state duty cycle should be 
Dm,  = 1 - amax = 0.43 (15) 
If duty cycle is set equal 0.4 in the low line and 
full load condition, then the transformer tmns 
ratio T,. from (12) is equal to 
r - 2DV,-, - 2 ~ 0 . 4 ~ 2 0 0  - Oe3 (16) 
T--.-!!L---- 48 
When ac line is cut off, VCI will drop and duty 
cycle will be increased in order to sustain the dc 
output until reaching its limited value (0.46). That 
means the dc output can be sustained until Vcl 
drop to a value VLl which can be calculated by 
(12) 
v' -48- 174V (17) C1 - 2x0.46x0.3 - 
Energy released from CI should provide 200W 
power for lOms, therefore, the required 
capacitance of C1 can be calculated by the 
following energy equation: 
(18) 
1 p x fhold-up = Z C l ( V c 2 *  - VYl) 
That means a 470pF electrolytic capacitor is 
On the other hand, the required inductance of 
sufficient to meet the hold-up time requirement. 
the input inductors can be calculated by (1 3 )  
Having these component values, the values of 
Vcl under different condition can be calculated by 
(13). The result is shown in fig. 4. 
700 , I 
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YO of load 
Fig. 4 Vcl vs percentage of load. 
(Data from calculation) 
From fig. 4, Vcl exceeds the limit (400V) when 
the line voltage is 14OVac and the output load is 
below 60%. In order to limit Vel, the output 
section of the FBPFC should be operated in 
DICM when the limit is reached and this can be 
done by a proper design of the inductance of 
output inductor. When the output section is 
operated in the borderline of DICM, the average 
output current Z, will be equal to half of the peak 
output inductor current AI . For output power 
equal to 120W (60% full load), 
(21) 
2P d r 2 I  ->=5A 
0 -  v, 
The equation describing the output section of 
the FBPFC is 
VCI Tr - V, = Lo& (22) 
By (21) and (22), the required output 
inductance is found to be 144 pH. 
VII. EXPERIMENTAL RESULT 
To verify the design, a FBPFC is built and 
tested under different condition. A controller is 
designed to stabilize the converter for the output 
section operated in both CICM and DICM. Output 
regulation of the FBPFC is tested by stepping the 
output load from 10% to 100% at a frequency 
50Hz. The result (fig. 5 )  shows that recovery time 
is within 5ms and overshooting and undershooting 
voltage are within 2% of the output voltage. The 
output response is as fast as a common ac/dc 
converter. 
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Fig. 5.  Result of output transient test. 
The energy storage capacitor voltage is 
measured and plotted in fig. 6, it shows that the 
values of Vcl stay within the limit. 
450 
= 400 
.- 3 350 
$ E300 
s 250 
aJ 
? 
L 
Q 
Q 0) 
c 
2, E 2oo 
150 I I I 
10 30 50 70 90 
%of load 
Fig. 6. Vcl vs percentage of load. 
(Data from experiment) 
When the load drops below a certain limit, 
output section of the FBPFC goes into DICM and 
V C l  will stop increasing. Input current of the 
FBPFC operated in full load is shown in fig. 7, it 
shows that the input current envelop (the lower 
trace) can follow the sinusoidal input voltage (the 
upper trace) and some ripple current is canceled 
out. At full load and low line, the power factor is 
maximum and found to be 0.98 even without 
input filter. 
Fig. 7. Rectified input line (upper trace) and 
input current - 2AJdiv. (lower trace) 
VIII. CONCLUSION 
Table I. summarize the comparison result of an 
interleaved PFP and a single cell PFP. 
Table I. Comparison of interleaved PFP 
and single cell PFP 
Single cell Interleaved I PFP I PFP 
Although the interleaving technique increases 
the component count, the actual increase of cost 
may be not significant. It is because using more 
boost cells can share the current flow in the 
inductors and power switches so the lower current 
rating devices (lower price) can be adopted. 
Actually, some high power PFP use more than 
one power switches and output rectifiers because 
the high current rating device is not available in 
the market. 
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A Full Bridge Power Factor Corrector (FBPFC) 
is designed and evaluated, the result shows that 
the output response is as fast as a common acldc 
converter and it draws sinusoidal input current. 
As interleaving technique is applied, the input 
peak current and the current ripple are much 
lower than that of other DICM boost PFP. The 
result shows that the maximum power factor is 
0.98 even without input filter. The voltage of 
energy storage capacitor is also limited to an 
acceptable level by designing the output section 
operated in DICM at light load. 
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